TROY TECHNICAL

SEMICONDUCTOR BACK-END


WEEKLY REPORT

November 8 - November 14, 2026 | Issue 2026-W45

Package performance, process yield, test coverage and qualified capacity

14	10
ANALYZED ARTICLES	PRIORITY THEMES

Issued 2026-11-14 | English edition | fixed approved cover artwork



Semiconductor Back-End: the boundary moved from isolated claims to qualification evidence

14 English articles were reviewed independently from the Japanese edition. Ten themes are retained for management decisions.

SIGNAL 01 | MATERIALS

Ebara Corporation: Production Capacity Expansion via JDI Factory Lease

Ebara Corporation has signed a long-term lease for a portion of the JDI Mobara Plant, including cleanroom facilities, to expand its semiconductor equipment production.

SIGNAL 02 | BONDING & ASSEMBLY

TSMC and Xintec: CoWoS Packaging Expansion Timeline for 2029

TSMC has entered a seven-year agreement with Xintec to expand advanced packaging capacity in Taichung. Xintec will operate a dedicated production line for the on-substrate portion of CoWoS packaging, with volume production scheduled to begin in 2029.

SIGNAL 03 | ADVANCED PACKAGE

ASE: Kaohsiung Luzhu Plant Expansion and AI Packaging Roadmap

ASE has opened the first phase and broken ground on the second phase of its Luzhu plant in Kaohsiung Science Park to increase advanced packaging and testing capacity.

SIGNAL 04 | TEST & INSPECTION

Mitsui Mining & Smelting: Malaysia Copper Foil Plant and AI Roadmap

Mitsui Mining & Smelting is investing 190 billion yen to build a new copper foil plant in Malaysia to meet surging demand for AI data center components.

DECISION

Focus this week's management attention on package performance, process yield, test coverage and qualified capacity. Move only when the linked evidence can be reproduced under your own operating conditions.

THREE MANAGEMENT MOVES

1. Buyers: compare architectures using thermal, electrical, yield, repair and supply evidence.
2. Suppliers: co-develop materials, bonding, inspection and reliability windows with customers.
3. Executives: track yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EVIDENCE DISCIPLINE

FACT states what the collected English source reports. BUSINESS READ and ACTION are editorial interpretations. UNKNOWN lists information that the source file does not establish. A linked article is not treated as independent confirmation of every claim.

Numbers and evidence anchors that require conditions

2.5 times
A13

SOURCE-BOUND CONDITION
This move is projected to increase the company's production capacity by up to 2.5 times compared to fiscal 2026 levels.

100 billion
A08

SOURCE-BOUND CONDITION
The NT$100 billion investment is expected to create 5,000 jobs and generate up to NT$80 billion in annual revenue once fully operational.

190 billion
A14

SOURCE-BOUND CONDITION
Mitsui Mining & Smelting is investing 190 billion yen to build a new copper foil plant in Malaysia to meet surging demand for AI data center components.

$108.4 billion
A02

SOURCE-BOUND CONDITION
The project is part of a larger 144 trillion-won ($108.4 billion) regional investment by Samsung Group to expand advanced manufacturing capacity for AI semiconductors.

70%
A12

SOURCE-BOUND CONDITION
SK Hynix has reportedly achieved a production yield exceeding 70% for its sixth-generation high-bandwidth memory (HBM4).

HOW TO USE THESE NUMBERS
Each value is shown with the condition stated in the collected English article. Do not compare values across different test methods, device sizes, operating temperatures or commercial stages without normalizing those conditions.

Where the value chain moved

Each stage combines one leading theme and one supporting theme. The report treats handoffs as evidence transfers, not decorative arrows.

1

Materials

P01/P06

Ebara Corporation has signed a long-term lease for a portion of the JDI Mobara Plant, including cleanroom facilities, to.

2

Bonding & assembly

P02/P07

TSMC has entered a seven-year agreement with Xintec to expand advanced packaging capacity in Taichung.

3

Advanced package

P03/P08

ASE has opened the first phase and broken ground on the second phase of its Luzhu plant in Kaohsiung Science Park to increase.

4

Test & inspection

P04/P09

Mitsui Mining & Smelting is investing 190 billion yen to build a new copper foil plant in Malaysia to meet surging demand for.

5

Volume supply

P05/P10

Samsung Electronics has broken ground on a new high bandwidth memory (HBM) packaging facility at its Onyang campus in Asan.

EVIDENCE REQUIRED AT EACH HANDOFF

Materials to Bonding & assembly	Transfer test conditions, acceptance criteria, failure data, owner and decision date. Recheck yield, warpage, thermal cycling, test time, capacity, cost and qualification.
Bonding & assembly to Advanced package	Transfer test conditions, acceptance criteria, failure data, owner and decision date. Recheck yield, warpage, thermal cycling, test time, capacity, cost and qualification.
Advanced package to Test & inspection	Transfer test conditions, acceptance criteria, failure data, owner and decision date. Recheck yield, warpage, thermal cycling, test time, capacity, cost and qualification.
Test & inspection to Volume supply	Transfer test conditions, acceptance criteria, failure data, owner and decision date. Recheck yield, warpage, thermal cycling, test time, capacity, cost and qualification.

COMMON CONTROL POINT

No theme moves to a commercial commitment until a named owner has reproduced the relevant evidence and documented yield, warpage, thermal cycling, test time, capacity, cost and qualification.

Priority map: maturity and next decision locus



P01	Ebara Corporation: Production Capacity Expansion via JDI Factory Lease Business / rules | cue: Capacity
P02	TSMC and Xintec: CoWoS Packaging Expansion Timeline for 2029 Business / rules | cue: agreement
P03	ASE: Kaohsiung Luzhu Plant Expansion and AI Packaging Roadmap Business / rules | cue: capacity
P04	Mitsui Mining & Smelting: Malaysia Copper Foil Plant and AI Roadmap Business / rules | cue: investing
P05	Samsung Electronics: HBM Packaging Facility Timeline and Investment Business / rules | cue: Investment
P06	imec Silicon Interposer Platform: NanoIC Roadmap and 2027 PDK System / adoption | cue: Platform
P07	SK Hynix HBM4: Production Yield and Samsung Packaging Capacity Business / rules | cue: Capacity
P08	Hummink BIRD Module: HPCaP Specs and Defect Repair for FOPLP System / adoption | cue: Integration
P09	Samsung 3D Cube-H: Hybrid Bonding Roadmap and 2027 Timeline Tech / process | cue: no system/business cue
P10	JX Metals: Glass Substrate Materials for Next-Gen Packaging Tech / process | cue: no system/business cue

REPRODUCIBLE POSITIONING RULE

Horizontal position uses five discrete stages: Research, Prototype, Joint evaluation, Product adoption and Scale. The vertical bands classify the next decision locus: Tech / process, System / adoption, or Business / rules (including supply systems). Article-title cues take precedence; the overview is used only when the title is silent. These are categories, not impact ranks. Bubble diameter reflects the editorial score.

FACT is source-bound. BUSINESS READ, ACTION and UNKNOWN are explicit editorial layers.

P01 Ebara Corporation: Production Capacity Expansion via JDI Factory Lease

A13 | Materials | Product adoption

2026-11-13

FACT

Ebara Corporation has signed a long-term lease for a portion of the JDI Mobara Plant, including cleanroom facilities, to expand its semiconductor equipment production. This move is projected to increase the company's production capacity by up to 2.5 times compared to fiscal 2026 levels.

WHY IT MATTERS

The decision relevance is package performance, process yield, test coverage and qualified capacity. The signal should be tested at the application and operating-system level, not accepted from a headline alone.

BUSINESS READ

For operating companies, compare the reported change with current qualification, sourcing and product-roadmap assumptions. For suppliers, co-develop materials, bonding, inspection and reliability windows with customers.

ACTION

Within 30 days, compare architectures using thermal, electrical, yield, repair and supply evidence; record the evidence and owner against P01.

UNKNOWN

Still unproven or incompletely stated: yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EDITORIAL SCORE 22/25 | MATURITY 4/5 | DECISION LOCUS: BUSINESS / RULES

P02 TSMC and Xintec: CoWoS Packaging Expansion Timeline for 2029

A01 | Bonding & assembly | Product adoption

2026-11-13

FACT

TSMC has entered a seven-year agreement with Xintec to expand advanced packaging capacity in Taichung. Xintec will operate a dedicated production line for the on-substrate portion of CoWoS packaging, with volume production scheduled to begin in 2029.

WHY IT MATTERS

The decision relevance is package performance, process yield, test coverage and qualified capacity. The signal should be tested at the application and operating-system level, not accepted from a headline alone.

BUSINESS READ

For operating companies, compare the reported change with current qualification, sourcing and product-roadmap assumptions. For suppliers, co-develop materials, bonding, inspection and reliability windows with customers.

ACTION

Within 30 days, compare architectures using thermal, electrical, yield, repair and supply evidence; record the evidence and owner against P02.

UNKNOWN

Still unproven or incompletely stated: yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EDITORIAL SCORE 21/25 | MATURITY 4/5 | DECISION LOCUS: BUSINESS / RULES

FACT is source-bound. BUSINESS READ, ACTION and UNKNOWN are explicit editorial layers.

P03 ASE: Kaohsiung Luzhu Plant Expansion and AI Packaging Roadmap

A08 | Advanced package | Product adoption

2026-11-13

FACT

ASE has opened the first phase and broken ground on the second phase of its Luzhu plant in Kaohsiung Science Park to increase advanced packaging and testing capacity. The NT$100 billion investment is expected to create 5,000 jobs and generate up to NT$80 billion in annual revenue once fully operational. This expansion addresses the rising demand for complex semiconductor backend services driven by AI and high-performance computing.

WHY IT MATTERS

The decision relevance is package performance, process yield, test coverage and qualified capacity. The signal should be tested at the application and operating-system level, not accepted from a headline alone.

BUSINESS READ

For operating companies, compare the reported change with current qualification, sourcing and product-roadmap assumptions. For suppliers, co-develop materials, bonding, inspection and reliability windows with customers.

ACTION

Within 30 days, compare architectures using thermal, electrical, yield, repair and supply evidence; record the evidence and owner against P03.

UNKNOWN

Still unproven or incompletely stated: yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EDITORIAL SCORE 21/25 | MATURITY 4/5 | DECISION LOCUS: BUSINESS / RULES

P04 Mitsui Mining & Smelting: Malaysia Copper Foil Plant and AI Roadmap

A14 | Test & inspection | Product adoption

2026-11-10

FACT

Mitsui Mining & Smelting is investing 190 billion yen to build a new copper foil plant in Malaysia to meet surging demand for AI data center components. The facility, scheduled to begin operations in April 2031, will significantly expand production capacity for high-end materials used in optical communication and advanced semiconductors.

WHY IT MATTERS

The decision relevance is package performance, process yield, test coverage and qualified capacity. The signal should be tested at the application and operating-system level, not accepted from a headline alone.

BUSINESS READ

For operating companies, compare the reported change with current qualification, sourcing and product-roadmap assumptions. For suppliers, co-develop materials, bonding, inspection and reliability windows with customers.

ACTION

Within 30 days, compare architectures using thermal, electrical, yield, repair and supply evidence; record the evidence and owner against P04.

UNKNOWN

Still unproven or incompletely stated: yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EDITORIAL SCORE 21/25 | MATURITY 4/5 | DECISION LOCUS: BUSINESS / RULES

FACT is source-bound. BUSINESS READ, ACTION and UNKNOWN are explicit editorial layers.

P05 Samsung Electronics: HBM Packaging Facility Timeline and Investment

A02 | Volume supply | Product adoption

2026-11-12

FACT

Samsung Electronics has broken ground on a new high bandwidth memory (HBM) packaging facility at its Onyang campus in Asan, South Korea. The project is part of a larger 144 trillion-won ($108.4 billion) regional investment by Samsung Group to expand advanced manufacturing capacity for AI semiconductors.

WHY IT MATTERS

The decision relevance is package performance, process yield, test coverage and qualified capacity. The signal should be tested at the application and operating-system level, not accepted from a headline alone.

BUSINESS READ

For operating companies, compare the reported change with current qualification, sourcing and product-roadmap assumptions. For suppliers, co-develop materials, bonding, inspection and reliability windows with customers.

ACTION

Within 30 days, compare architectures using thermal, electrical, yield, repair and supply evidence; record the evidence and owner against P05.

UNKNOWN

Still unproven or incompletely stated: yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EDITORIAL SCORE 20/25 | MATURITY 4/5 | DECISION LOCUS: BUSINESS / RULES

P06 imec Silicon Interposer Platform: NanoIC Roadmap and 2027 PDK

A11 | Materials | Joint evaluation

2026-11-11

FACT

imec has delivered the baseline flows for its silicon interposer platform within the NanoIC pilot line to facilitate European chiplet development. The initiative will culminate in a dedicated Process Design Kit (PDK) scheduled for early 2027, enabling researchers and fabless companies to design high-density 2.5D packages.

WHY IT MATTERS

The decision relevance is package performance, process yield, test coverage and qualified capacity. The signal should be tested at the application and operating-system level, not accepted from a headline alone.

BUSINESS READ

For operating companies, compare the reported change with current qualification, sourcing and product-roadmap assumptions. For suppliers, co-develop materials, bonding, inspection and reliability windows with customers.

ACTION

Within 30 days, compare architectures using thermal, electrical, yield, repair and supply evidence; record the evidence and owner against P06.

UNKNOWN

Still unproven or incompletely stated: yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EDITORIAL SCORE 20/25 | MATURITY 3/5 | DECISION LOCUS: SYSTEM / ADOPTION

FACT is source-bound. BUSINESS READ, ACTION and UNKNOWN are explicit editorial layers.

P07 SK Hynix HBM4: Production Yield and Samsung Packaging Capacity

A12 | Bonding & assembly | Product adoption

2026-11-13

FACT

SK Hynix has reportedly achieved a production yield exceeding 70% for its sixth-generation high-bandwidth memory (HBM4). This development coincides with Samsung Electronics expanding its chip packaging capacity to compete in the high-end memory market.

WHY IT MATTERS

The decision relevance is package performance, process yield, test coverage and qualified capacity. The signal should be tested at the application and operating-system level, not accepted from a headline alone.

BUSINESS READ

For operating companies, compare the reported change with current qualification, sourcing and product-roadmap assumptions. For suppliers, co-develop materials, bonding, inspection and reliability windows with customers.

ACTION

Within 30 days, compare architectures using thermal, electrical, yield, repair and supply evidence; record the evidence and owner against P07.

UNKNOWN

Still unproven or incompletely stated: yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EDITORIAL SCORE 20/25 | MATURITY 4/5 | DECISION LOCUS: BUSINESS / RULES

P08 Hummink BIRD Module: HPCaP Specs and Defect Repair for FOPLP

A10 | Advanced package | Research

2026-11-11

FACT

Hummink has introduced the BIRD (Breakthrough Integration and Resolution in Defect Repair) module, utilizing High Precision Capillary Printing (HPCaP) for micron-scale additive manufacturing. The system enables localized defect repair and surface functionalization, targeting yield recovery in advanced packaging and display manufacturing.

WHY IT MATTERS

The decision relevance is package performance, process yield, test coverage and qualified capacity. The signal should be tested at the application and operating-system level, not accepted from a headline alone.

BUSINESS READ

For operating companies, compare the reported change with current qualification, sourcing and product-roadmap assumptions. For suppliers, co-develop materials, bonding, inspection and reliability windows with customers.

ACTION

Within 30 days, compare architectures using thermal, electrical, yield, repair and supply evidence; record the evidence and owner against P08.

UNKNOWN

Still unproven or incompletely stated: yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EDITORIAL SCORE 20/25 | MATURITY 1/5 | DECISION LOCUS: SYSTEM / ADOPTION

FACT is source-bound. BUSINESS READ, ACTION and UNKNOWN are explicit editorial layers.

P09 Samsung 3D Cube-H: Hybrid Bonding Roadmap and 2027 Timeline

A03 | Test & inspection | Research

2026-11-11

FACT

Samsung Electronics aims to complete the development of its 3D Cube-H advanced packaging technology by early 2027. By utilizing hybrid bonding for vertical logic chip stacking, the company seeks to enhance transistor density and energy efficiency for next-generation AI semiconductors.

WHY IT MATTERS

The decision relevance is package performance, process yield, test coverage and qualified capacity. The signal should be tested at the application and operating-system level, not accepted from a headline alone.

BUSINESS READ

For operating companies, compare the reported change with current qualification, sourcing and product-roadmap assumptions. For suppliers, co-develop materials, bonding, inspection and reliability windows with customers.

ACTION

Within 30 days, compare architectures using thermal, electrical, yield, repair and supply evidence; record the evidence and owner against P09.

UNKNOWN

Still unproven or incompletely stated: yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EDITORIAL SCORE 20/25 | MATURITY 1/5 | DECISION LOCUS: TECH / PROCESS

P10 JX Metals: Glass Substrate Materials for Next-Gen Packaging

A07 | Volume supply | Research

2026-11-12

FACT

JX Metals and its group company Tatsuta Electric Wire have contributed materials to a next-generation semiconductor packaging project led by Taiwan's ITRI. The materials enable fine wiring and via filling in glass substrates, supporting the scaling and high-density requirements of AI semiconductors.

WHY IT MATTERS

The decision relevance is package performance, process yield, test coverage and qualified capacity. The signal should be tested at the application and operating-system level, not accepted from a headline alone.

BUSINESS READ

For operating companies, compare the reported change with current qualification, sourcing and product-roadmap assumptions. For suppliers, co-develop materials, bonding, inspection and reliability windows with customers.

ACTION

Within 30 days, compare architectures using thermal, electrical, yield, repair and supply evidence; record the evidence and owner against P10.

UNKNOWN

Still unproven or incompletely stated: yield, warpage, thermal cycling, test time, capacity, cost and qualification.

EDITORIAL SCORE 19/25 | MATURITY 1/5 | DECISION LOCUS: TECH / PROCESS

Playbook and 0-5 year roadmap

STAKEHOLDER	NOW | 0-30 DAYS	NEXT | 1-12 MONTHS	LATER | 1-5 YEARS
Operating companies	compare architectures using thermal, electrical, yield, repair and supply evidence	Run production-like qualification with explicit acceptance and stop criteria.	Build a portfolio and architecture that can absorb technology and supplier changes.
Materials, equipment and technology suppliers	co-develop materials, bonding, inspection and reliability windows with customers	Create shared reliability, process-window and failure-analysis data with customers.	Standardize interfaces, traceability, lifecycle support and recovery services.
Trading, investment and legal teams	Map yield, warpage, thermal cycling, test time, capacity, cost and qualification.	Contract for capacity, quality, change notice, liability, alternatives and exit.	Diversify regional, technical and customer concentration risk.

ROADMAP

NOW | 0-30 DAYS
Evidence ledger
Owner: Strategy + quality
Deliverable: claim, source, condition, owner

NOW | 0-30 DAYS
Risk screen
Owner: Procurement + legal
Deliverable: unknowns, alternatives, stop

NEXT | 1-12 MONTHS
Joint qualification
Owner: R&D + supplier
Deliverable: process window and failure data

NEXT | 1-12 MONTHS
Commercial gate
Owner: Business + finance
Deliverable: unit economics and capacity

LATER | 1-5 YEARS
Platform strategy
Owner: Executive team
Deliverable: portfolio and interface roadmap

LATER | 1-5 YEARS
Service layer
Owner: Operations + channel
Deliverable: monitoring, maintenance and recovery

GO / NO-GO GATES

GATE	OWNER	REQUIRED EVIDENCE	NO-GO CONDITION
G1 Evidence	**Quality**	Source, test conditions and reproducibility	No traceable evidence
G2 Integration	**R&D**	Interface, process window and failure analysis	Cannot meet system conditions
G3 Commercial	**Business**	Capacity, total cost, contract and alternatives	Economics or supply cannot be supported
G4 Lifecycle	**Operations**	Monitoring, maintenance, change notice and exit	No accountable operating plan

ANALYZED ARTICLES | ITEMS 01-14

Every title and URL is displayed in full. URLs wrap without shortening and remain clickable. A verified-reference label means the translated HTML did not retain its original source URL.

ID	FULL ARTICLE TITLE	FULL SOURCE / VERIFIED REFERENCE URL - CLICKABLE
A01	TSMC and Xintec: CoWoS Packaging Expansion Timeline for 2029	https://www.taiwannews.com.tw/news/6476137
A02	Samsung Electronics: HBM Packaging Facility Timeline and Investment	https://www.koreatimes.co.kr/business/companies/20261112/samsung-electronics-breaks-ground-on-new-hbm-packaging-facility-in-asan
A03	Samsung 3D Cube-H: Hybrid Bonding Roadmap and 2027 Timeline	https://www.trendforce.com/news/2026/11/11/news-samsung-reportedly-eyes-early-2027-for-3d-cube-h-advanced-packaging-development-featuring-hybrid-bonding/
A04	SK hynix HBM4: Yield Rates and Production Stability Analysis	https://biz.chosun.com/jp/jp-it/2026/11/12/2L23Z4N7VNF3PGESREKC6XZX3M/
A05	UCIe 4.0 Specification: System-Level Integration and Memory Specs	https://finance.yahoo.com/technology/articles/ucie-consortium-advances-chiplet-connectivity-130000549.html
A06	ACIR: imec and ASRA's architectural requirements for automotive chiplets	https://www.semiconductor-digest.com/imec-and-asra-release-joint-architectural-requirements-for-interoperable-automotive-chiplets/
A07	JX Metals: Glass Substrate Materials for Next-Gen Packaging	https://monoist.itmedia.co.jp/mn/articles/2611/12/news020.html
A08	ASE: Kaohsiung Luzhu Plant Expansion and AI Packaging Roadmap	https://www.taiwannews.com.tw/news/6475880
A09	Ni-Doped Nanocrystalline Cu: Low-Temperature Bonding Specs	https://doi.org/10.21203/rs.3.rs-11337729/v1
A10	Hummink BIRD Module: HPCaP Specs and Defect Repair for FOPLP	https://www.semiconductor-digest.com/hummink-unveils-the-bird-module-at-semicon-europa-2026/
A11	imec Silicon Interposer Platform: NanoIC Roadmap and 2027 PDK	https://www.semiconductor-digest.com/imec-advances-silicon-interposer-platform-for-european-chiplet-development/
A12	SK Hynix HBM4: Production Yield and Samsung Packaging Capacity	https://www.digitimes.com/news/a20261113VL217/sk-hynix-hbm4-production-packaging-samsung.html
A13	Ebara Corporation: Production Capacity Expansion via JDI Factory Lease	https://www.nikkei.com/article/DGXZRSP715256_T11C26A1000000/
A14	Mitsui Mining & Smelting: Malaysia Copper Foil Plant and AI Roadmap	https://www.nikkei.com/article/DGXZQOUC106U90Q6A111C2000000/

Semiconductor_BackEnd — Selected Articles

Date: 2026-11-15

Articles: 14

Table of Contents

#01 TSMC and Xintec: CoWoS Packaging Expansion Timeline for 2029

#02 Samsung Electronics: HBM Packaging Facility Timeline and Investment

#03 Samsung 3D Cube-H: Hybrid Bonding Roadmap and 2027 Timeline

#04 SK hynix HBM4: Yield Rates and Production Stability Analysis

#05 UCIe 4.0 Specification: System-Level Integration and Memory Specs

#06 ACIR: imec and ASRA's architectural requirements for automotive chiplets

#07 JX Metals: Glass Substrate Materials for Next-Gen Packaging

#08 ASE: Kaohsiung Luzhu Plant Expansion and AI Packaging Roadmap

#09 Ni-Doped Nanocrystalline Cu: Low-Temperature Bonding Specs

#10 Hummink BIRD Module: HPCaP Specs and Defect Repair for FOPLP

#11 imec Silicon Interposer Platform: NanoIC Roadmap and 2027 PDK

#12 SK Hynix HBM4: Production Yield and Samsung Packaging Capacity

#13 Ebara Corporation: Production Capacity Expansion via JDI Factory Lease

#14 Mitsui Mining & Smelting: Malaysia Copper Foil Plant and AI Roadmap

#01 TSMC and Xintec: CoWoS Packaging Expansion Timeline for 2029

Published November 13, 2026 Taiwan News Taiwan



OVERVIEW

TSMC has entered a seven-year agreement with Xintec to expand advanced packaging capacity in Taichung. Xintec will operate a dedicated production line for the on-substrate portion of CoWoS packaging, with volume production scheduled to begin in 2029.

IN DEPTH

Key Findings

TSMC has partnered with Xintec to increase its advanced packaging capacity. Under a seven-year agreement, Xintec will build and operate a production line specifically for the on-substrate portion of chip-on-wafer-on-substrate (CoWoS) packaging. This facility will be located within TSMC’s existing infrastructure in the Central Taiwan Science Park in Taichung.

Technical Details

The project focuses on the on-substrate phase of the CoWoS process. To support this expansion, Xintec will invest in production equipment and automated material handling systems designed to transport materials throughout the plant. Xintec has committed to collaborating with TSMC to ensure that the line's quality, yields, and specifications align with TSMC's internal standards. Volume production is slated to commence in 2029.

Background & Context

The relationship between the two companies is closely integrated; TSMC is the largest shareholder of Xintec, holding a stake of approximately 41%. Currently, over 70% of Xintec's revenue is derived from TSMC-related work. To fund the initial buildout of the new production line, Xintec’s board has approved the issuance of NT$15 billion (US$456.32 million) in convertible bonds.

Significance & Outlook

Advanced packaging has become a critical chokepoint in the manufacturing of high-end processors. While TSMC currently dominates the most sophisticated technologies, including CoWoS, there is significant pressure from rivals seeking additional capacity. By leveraging Xintec to manage specific portions of the packaging workflow, TSMC aims to scale its output of the world's most advanced processors.

Reference technology guide: CoWoS: https://troy-technical.com/semiconductor-back-end-term-cowos/


Reference company guide: TSMC: https://troy-technical.com/semiconductor-back-end-company-tsmc/

Source: https://www.taiwannews.com.tw/news/6476137

Collected: November 15, 2026 | Automated Research System (AI)

#02 Samsung Electronics: HBM Packaging Facility Timeline and Investment

Published November 12, 2026 The Korea Times South Korea



OVERVIEW

Samsung Electronics has broken ground on a new high bandwidth memory (HBM) packaging facility at its Onyang campus in Asan, South Korea. The project is part of a larger 144 trillion-won ($108.4 billion) regional investment by Samsung Group to expand advanced manufacturing capacity for AI semiconductors.

IN DEPTH

Key Findings

Samsung Electronics has commenced construction of a new semiconductor packaging facility at the Onyang campus in Asan, South Chungcheong Province. The facility is designed to transition the campus from conventional assembly and testing to advanced HBM packaging. Operations are scheduled to begin in June 2028, which is one year ahead of the original timeline.

Technical Details

The new "fifth line" will consist of three floors providing approximately 31,000 square meters of cleanroom space. This expansion will increase the total floor area of the Onyang campus from 270,000 square meters to approximately 420,000 square meters. Samsung Electronics is allocating 46 trillion won to the Onyang HBM production lines, split between 6 trillion won for construction and 40 trillion won for the phased installation of advanced equipment.

Background & Context

This project is part of a broader 60 trillion-won commitment by Samsung Electronics across the Chungcheong provinces, including capacity expansions in Onyang and Cheonan. Furthermore, Samsung Group is executing a wider 144 trillion-won regional investment involving other affiliates:

- **Samsung Display:** Investing 67 trillion won in Asan and Cheonan, including 5.9 trillion won for a foldable device, laptop, and tablet OLED line targeting mass production in late 2029.
- **Samsung Electro-Mechanics:** Investing 8 trillion won, including 4.27 trillion won in Sejong for flip-chip ball grid array substrates for AI servers, with mass production set for September 2028.
- **Samsung SDI:** Investing 9 trillion won in Cheonan for next-generation battery technology and production process validation.

Significance & Outlook

The acceleration of the Onyang plant is driven by sustained demand for server memory chips. Samsung Electronics noted that while 2027 HBM supply volumes are negotiated, customers are requesting additional supplies, and shortages are expected to persist through 2028. The project is expected to create 700 jobs and generate 2.6 trillion won in economic output during construction.

Reference technology guide: High Bandwidth Memory (HBM): https://troy-technical.com/semiconductor-back-end-term-hbm/

Reference technology guide: Semiconductor Test: https://troy-technical.com/semiconductor-back-end-term-test/


Reference company guide: Samsung Electronics: https://troy-technical.com/semiconductor-back-end-company-samsung-electronics/

Source: https://www.koreatimes.co.kr/business/companies/20261112/samsung-electronics-breaks-ground-on-new-hbm-packaging-facility-in-asan

Collected: November 15, 2026 | Automated Research System (AI)

#03 Samsung 3D Cube-H: Hybrid Bonding Roadmap and 2027 Timeline

Published November 11, 2026 TrendForce Taiwan



OVERVIEW

Samsung Electronics aims to complete the development of its 3D Cube-H advanced packaging technology by early 2027. By utilizing hybrid bonding for vertical logic chip stacking, the company seeks to enhance transistor density and energy efficiency for next-generation AI semiconductors.

IN DEPTH

Key Findings

Samsung Electronics is targeting early 2027 for the completion of its 3D Cube-H advanced packaging development. The company plans to release its first design kit by early 2027, which will be followed by evaluations with potential customers. This initiative is part of a broader strategy to strengthen Samsung's competitiveness in the AI chip manufacturing market and secure orders from major technology firms.

Technical Details

The 3D Cube-H technology transitions from the thermocompression (TC) bonding used in the previous 3D Cube-T to hybrid bonding. This shift enables the vertical stacking of logic chips, increasing transistor density within the same footprint compared to side-by-side arrangements. Key technical specifications include:

- **Interconnect Pitch:** 3D Cube-H features a pitch of approximately 6 micrometers (μm), a significant reduction from the minimum pitch of around 25μm found in TC bonding-based chips.
- **Connection Method:** Unlike TC bonding, which uses heat and pressure to join chips via microscopic bumps, hybrid bonding directly connects copper terminals.
- **Performance Gains:** This direct connection allows for denser interconnections, resulting in improved energy efficiency, performance, and thermal characteristics.

Background and Context

Samsung is expanding its R&D infrastructure to support these advancements. In September, the company opened the Advanced Package Lab (APL) in Yokohama, Japan. Chairman Jay Y. Lee visited the facility on November 1 to review process technologies and materials. Samsung has planned a KRW 350 billion (US$262 million) investment through 2028 to advance packaging R&D and collaborate with Japanese suppliers.

Significance and Outlook

3D Cube-H is intended for high-performance AI applications, specifically the stacking of GPUs or the integration of logic chips with memory devices like HBM. Despite the potential, technical hurdles remain; a Samsung packaging executive noted at ISMP 2026 that preventing void formation and controlling particle contamination are the primary challenges currently facing the development of hybrid bonding.

Reference technology guide: Bonding: https://troy-technical.com/semiconductor-back-end-term-bonding/

Reference technology guide: Bumps: https://troy-technical.com/semiconductor-back-end-term-bump/

Reference technology guide: High Bandwidth Memory (HBM): https://troy-technical.com/semiconductor-back-end-term-hbm/

Reference company guide: Samsung Electronics: https://troy-technical.com/semiconductor-back-end-company-samsung-electronics/

Source: https://www.trendforce.com/news/2026/11/11/news-samsung-reportedly-eyes-early-2027-for-3d-cube-h-advanced-packaging-development-featuring-hybrid-bonding/

Collected: November 15, 2026 | Automated Research System (AI)

#04 SK hynix HBM4: Yield Rates and Production Stability Analysis

Published November 12, 2026 ChosunBiz South Korea



OVERVIEW

SK hynix has reportedly achieved yield rates exceeding 70% for its sixth-generation High Bandwidth Memory (HBM4). This improvement in production stability is critical for maintaining market leadership as the industry shifts from performance implementation to cost and volume competition.

IN DEPTH

Key Findings

Reports indicate that SK hynix has pushed the yield rate of its HBM4 memory beyond 70%. While the company has not officially disclosed specific figures, it stated during its third-quarter earnings conference call on October 28 that yields for both front-end and back-end processes are at the highest industry levels. The company further noted that HBM4 yields have exceeded original plans, leading to an upward revision of internal targets.

Technical Details

HBM4 is a next-generation memory that vertically stacks multiple DRAMs to increase data processing speeds and bandwidth. Key technical specifications include:

- **Interface:** A 2048-bit interface, doubling the data transmission paths compared to the fifth-generation HBM3E.
- **Manufacturing Complexity:** Higher precision is required in the stacking and connection process to minimize defects.
- **Cost Structure:** Because HBM involves a sequence of chip fabrication, stacking, packaging, and final inspection, low yields result in higher manufacturing costs as resources must be increased to secure the same volume of usable products.

Background and Context

The industry views the 70% yield threshold as significant; for instance, an increase from 60% to 70% represents an approximately 16.7% increase in usable products for the same input. Competition is intensifying as Samsung Electronics and Micron accelerate their HBM4 strategies. In September, industry observations suggested Samsung Electronics' HBM4 yields may have reached around 80%, though the source notes that yield calculation standards vary by company.

Significance and Outlook

Yield stability directly impacts SK hynix's ability to supply major AI semiconductor customers, such as Nvidia, who require high memory bandwidth and power efficiency. As AI accelerators evolve, the ability to provide stable volumes that meet strict quality and performance requirements is a primary competitive factor. The battle for market share has now shifted from basic performance implementation to the securing of mass-production yields and cost competitiveness.

Reference technology guide: High Bandwidth Memory (HBM): https://troy-technical.com/semiconductor-back-end-term-hbm/

Reference company guide: SK hynix: https://troy-technical.com/semiconductor-back-end-company-sk-hynix/

Reference company guide: Samsung Electronics: https://troy-technical.com/semiconductor-back-end-company-samsung-electronics/

Source: https://biz.chosun.com/jp/jp-it/2026/11/12/2L23Z4N7VNF3PGESREKC6XZX3M/

Collected: November 15, 2026 | Automated Research System (AI)

#05 UCIe 4.0 Specification: System-Level Integration and Memory Specs

Published November 12, 2026　Business Wire（Yahoo Finance掲載）　USA



OVERVIEW

The UCIe Consortium has released the UCIe 4.0 Specification, shifting focus from individual chiplet connectivity to cohesive system-level integration. The update introduces standardized on-package memory connectivity with up to 93.75% data efficiency and enhanced security protocols for heterogeneous systems.

IN DEPTH

Key Findings

The UCIe 4.0 Specification expands the architecture from chiplet-level interface design to system-level integration. This update addresses the management, security, and monitoring of compute, accelerator, and memory chiplets within a single package to ensure they operate as a cohesive system.

Technical Details

The specification introduces several performance and efficiency enhancements:

- **Memory Connectivity:** A standardized on-package memory link (UCIe.mem) between SoCs and memory logic chiplets achieves data efficiency up to 93.75% and a die-edge bandwidth density of approximately 2.5 TB/s/mm.
- **Power and Bandwidth:** An optional power-optimized profile provides 30-80% greater energy efficiency at 64 GT/s. Additionally, an enhanced bump map for UCIe-S 48 GT/s and 64 GT/s increases shoreline bandwidth density by approximately 20% and area bandwidth density by 10%.
- **Security and Manageability:** The "Trusted Reporting of Chiplet State" (TRoCs) allows the system to verify chiplet information and protect against manipulated state data. The spec also adds two-way integrity-protected management channels and enhanced reset management.
- **Reliability:** For automotive applications, the specification adds optional error notifications and link-health monitoring to improve visibility into interconnect integrity.

Background & Context

As chiplet architectures become more sophisticated, the UCIe Consortium—an open standards group for interconnects—determined that connectivity alone is insufficient. According to Cheolmin Park, UCIe Consortium President, the evolution to version 4.0 is necessary to provide a foundation for heterogeneous systems where multiple chiplets, potentially from different vendors, must function together securely and reliably.

Significance & Outlook

By standardizing the memory link and improving bump maps, UCIe 4.0 allows designers to optimize bandwidth, power, and area across the entire package rather than treating interfaces in isolation. These capabilities facilitate the creation of more complex, interoperable chiplet ecosystems across various high-performance computing and automotive environments.

Reference technology guide: Chiplets: https://troy-technical.com/semiconductor-back-end-term-chiplet/


Reference technology guide: Interconnects: https://troy-technical.com/semiconductor-back-end-term-interconnect/

Source: https://finance.yahoo.com/technology/articles/ucie-consortium-advances-chiplet-connectivity-130000549.html

Collected: November 15, 2026 | Automated Research System (AI)

#06 ACIR: imec and ASRA's architectural requirements for automotive chiplets

Published November 12, 2026 Semiconductor Digest USA



OVERVIEW

imec and Japan's Advanced SoC Research for Automotive (ASRA) have released the Automotive Chiplet Interoperability Requirement (ACIR) to enable cross-vendor integration in the automotive sector. The document establishes a common set of architectural requirements to reduce risk and accelerate the adoption of chiplet-based architectures over monolithic SoCs.

IN DEPTH

Key Findings

imec and the Advanced SoC Research for Automotive (ASRA) have introduced the Automotive Chiplet Interoperability Requirement (ACIR). Unveiled at the Autonomous Edge Chiplet Forum (AECF) in Japan, this joint document provides a common set of architectural requirements designed to ensure that automotive chiplets from different vendors can interoperate within an open ecosystem.

Technical Details

The ACIR complements existing standards by focusing on system-level interoperability rather than prescribing specific implementation methods for individual vendors. The requirements cover several critical technical domains:

- **Connectivity:** Alignment of key die-to-die connectivity requirements to enable communication between independently developed chiplets.
- **System Management:** Specifications for boot sequencing, power management, and general system management.
- **Functional Safety:** The definition of a common error reporting infrastructure to ensure safe and predictable decision-making during faults.
- **Error Management:** Standardized protocols for handling system errors across the chiplet ecosystem.

Background and Context

The shift toward chiplets is driven by the rapid growth of high-performance computing (HPC) needs in vehicles, specifically for intelligent cockpit solutions, (semi-)autonomous driving, driver-assistance systems, and complex AI workloads. While monolithic systems-on-chip (SoCs) were traditionally used, the increasing complexity of these systems has led to unsustainable development costs and timelines. Chiplet-based architectures offer an alternative by combining dies optimized for specific costs and functions.

Significance and Outlook

The ACIR serves as an open reference for a broad value chain, including OEMs, Tier-1 suppliers, semiconductor vendors, IP and software providers, and research organizations. By aligning the automotive and semiconductor ecosystems of Japan and Europe, the framework allows companies to focus on differentiated technologies while ensuring their components can be integrated into future multi-vendor systems. This strategic alignment follows the evolution of imec's Automotive Chiplet Program (ACP) into the broader Autonomous Edge Chiplet Program (AECP).


Reference technology guide: Chiplets: https://troy-technical.com/semiconductor-back-end-term-chiplet/

Source: https://www.semiconductor-digest.com/imec-and-asra-release-joint-architectural-requirements-for-interoperable-automotive-chiplets/

Collected: November 15, 2026 | Automated Research System (AI)

#07 JX Metals: Glass Substrate Materials for Next-Gen Packaging

Published November 12, 2026 MONOist Japan



OVERVIEW

JX Metals and its group company Tatsuta Electric Wire have contributed materials to a next-generation semiconductor packaging project led by Taiwan's ITRI. The materials enable fine wiring and via filling in glass substrates, supporting the scaling and high-density requirements of AI semiconductors.

IN DEPTH

Key Findings

JX Metals has integrated its semiconductor sputtering targets and Tatsuta Electric Wire's conductive pastes into the development of next-generation semiconductor packaging. These materials were utilized within the "Hi-CHIP" (Heterogeneous Integration and Chiplet System Package Alliance) project, an international initiative led by the Industrial Technology Research Institute (ITRI) of Taiwan. The results of this collaboration were presented at the IMPACT 2026 international conference on October 21, 2026.

Technical Details

The project focused on two primary glass-based architectures:

- **Glass Interposers:** JX Metals' sputtering targets were used to form the seed layer, which serves as the foundation for creating fine wiring.
- **Glass Core Substrates:** Conductive paste from Tatsuta Electric Wire was employed to fill Through Glass Vias (TGV), ensuring successful via filling and electrical conductivity.

Glass substrates are preferred for these applications due to their high flatness and dimensional stability. These properties allow for the production of larger substrates while minimizing warping and deformation, enabling the high-precision formation of fine circuitry.

Background & Context

The Hi-CHIP alliance serves as a collaborative platform involving Taiwan-based semiconductor firms—including the Taiwan branches of Intel, ASML Holding, and Applied Materials—alongside international companies specializing in materials, equipment, and assembly. The alliance focuses on the design, prototyping, evaluation, and mass production of advanced packaging for heterogeneous integration and chiplets.

Significance & Outlook

As AI semiconductors require higher performance, the industry is moving toward larger and higher-density packaging. The adoption of glass interposers and glass core substrates is expected to increase the demand for specialized materials, specifically sputtering targets for fine wiring and conductive pastes for via filling. JX Metals intends to support the evolution of these packaging technologies through its material portfolio.

Reference technology guide: Glass Substrates: https://troy-technical.com/semiconductor-back-end-term-glass-substrate/

Reference technology guide: Vias: https://troy-technical.com/semiconductor-back-end-term-via/

Reference technology guide: Chiplets: https://troy-technical.com/semiconductor-back-end-term-chiplet/

Reference company guide: Intel: https://troy-technical.com/semiconductor-back-end-company-intel/

Reference company guide: Applied Materials: https://troy-technical.com/semiconductor-back-end-company-applied-materials/

Source: https://monoist.itmedia.co.jp/mn/articles/2611/12/news020.html

Collected: November 15, 2026 | Automated Research System (AI)

#08 ASE: Kaohsiung Luzhu Plant Expansion and AI Packaging Roadmap

Published November 13, 2026 Taiwan News Taiwan



OVERVIEW

ASE has opened the first phase and broken ground on the second phase of its Luzhu plant in Kaohsiung Science Park to increase advanced packaging and testing capacity. The NT$100 billion investment is expected to create 5,000 jobs and generate up to NT$80 billion in annual revenue once fully operational. This expansion addresses the rising demand for complex semiconductor backend services driven by AI and high-performance computing.

IN DEPTH

Key Findings

Advanced Semiconductor Engineering Inc. (ASE) is expanding its advanced packaging footprint in Kaohsiung with the development of the Luzhu plant. According to CTEE, the project involves a total investment of NT$100 billion (US$3 billion). Upon full operation of both phases, the facility is projected to create 5,000 jobs and produce annual revenues of up to NT$80 billion.

Technical Details

The Luzhu facility serves as ASE's second major advanced packaging hub in Kaohsiung, complementing its existing Nanzi site. By extending operations northward from Nanzi, ASE aims to position its packaging and testing capacity closer to suppliers and wafer manufacturers in southern Taiwan. The expansion specifically targets the increased requirements of AI chips, which necessitate the integration of diverse components—such as high-bandwidth memory and graphics processing units—onto a single substrate to enhance computing performance.

Background & Context

As the world's largest outsourced semiconductor assembly and test (OSAT) provider by market share, ASE manages multiple production stages, including materials, electronics manufacturing services, and chip packaging and testing. The role of OSAT providers has evolved; packaging is no longer merely a final stage for signal connection and chip protection but is now a critical determinant of the performance and reliability of advanced AI chips.

Significance & Outlook

The growing complexity of AI hardware has led to more rigorous testing requirements. Manufacturers must now perform extensive functional checks under various operating conditions, necessitating more sophisticated equipment and longer processing times. ASE stated that these industry developments are driving the need for greater production capacity and advanced packaging technologies. The company intends to continue investing in talent, technology, and manufacturing capabilities to meet this future demand.

Reference technology guide: OSAT: https://troy-technical.com/semiconductor-back-end-term-osat/

Reference technology guide: Semiconductor Test: https://troy-technical.com/semiconductor-back-end-term-test/

Reference technology guide: High Bandwidth Memory (HBM): https://troy-technical.com/semiconductor-back-end-term-hbm/


Reference company guide: ASE Group: https://troy-technical.com/semiconductor-back-end-company-ase-group/

Source: https://www.taiwannews.com.tw/news/6475880

Collected: November 15, 2026 | Automated Research System (AI)

#09 Ni-Doped Nanocrystalline Cu: Low-Temperature Bonding Specs

Published November 13, 2026 Research Square（Europe PMC）



OVERVIEW

Trace nickel doping in nanocrystalline Cu films enables high-strength bonding at 250°C by tailoring grain-boundary energetics. An asymmetric bonding architecture achieves a shear strength of 153 MPa by leveraging a thermal stability gradient to drive unidirectional grain boundary migration.

IN DEPTH

Key Findings

The study demonstrates that trace Ni-doping allows for the precise control of grain-boundary energetics in nanocrystalline Cu, directly impacting low-temperature bondability. The most significant result is the development of an asymmetric bonding architecture that pairs stable and active Cu-Ni films to achieve a shear strength of 153 MPa.

Technical Details

Researchers prepared trace Ni-doped nanocrystalline Cu films via co-electroplating. The results revealed a distinct relationship between Ni concentration, grain size, and thermodynamic activity:

- **Cu-0.25Ni (171 nm):** Exhibits enhanced thermal stability through twin-boundary relaxation.
- **Cu-0.5Ni (124 nm):** Stores considerable grain-boundary energy, making it thermodynamically active.

During thermocompression at 250°C, the stored energy in the Cu-0.5Ni film provides a driving force that overcomes diffusion barriers. This triggers cross-interface grain growth, resulting in a robust shear strength of 120 MPa. To further optimize this, the researchers paired the stable Cu-0.25Ni (171 nm) with the active Cu-0.5Ni (124 nm). This creates an interfacial thermal stability gradient that promotes pronounced unidirectional grain boundary migration, effectively eliminating the original interface.

Background & Context

The research focuses on the interplay between thermodynamic stability and the ability to form bonds at low temperatures. By manipulating the grain boundary engineering strategy, the study addresses the challenge of balancing structural stability with the reactivity required for efficient bonding.

Significance & Outlook


This grain boundary engineering approach provides a practical thermodynamic framework for advanced packaging. By utilizing asymmetric architectures to drive grain boundary migration, the method offers a pathway to achieve high-strength Cu–Cu bonds at reduced temperatures, which is critical for next-generation electronic interconnects.

Source: https://doi.org/10.21203/rs.3.rs-11337729/v1

Collected: November 15, 2026 | Automated Research System (AI)

#10 Hummink BIRD Module: HPCaP Specs and Defect Repair for FOPLP

Published November 11, 2026 Semiconductor Digest USA



OVERVIEW

Hummink has introduced the BIRD (Breakthrough Integration and Resolution in Defect Repair) module, utilizing High Precision Capillary Printing (HPCaP) for micron-scale additive manufacturing. The system enables localized defect repair and surface functionalization, targeting yield recovery in advanced packaging and display manufacturing.

IN DEPTH

Key Findings

Hummink has introduced the BIRD module, a system designed to integrate micron-scale printing and defect repair directly into manufacturing processes. The module utilizes Hummink's proprietary High Precision Capillary Printing (HPCaP) technology to perform localized material deposition and surface functionalization. The system is currently deployed in a pilot line at a major semiconductor and display manufacturer in Asia.

Technical Details

The BIRD module employs a direct additive process consisting of maskless deposition followed by local laser sintering, allowing the cycle from design to finished part to be completed in a few minutes. Technical specifications include:

- Printing resolution: 0.6 to 50 µm.
- Ink compatibility: Conductive, dielectric, and functional inks with viscosities up to 250,000 cP.
- Substrate compatibility: Glass and a wide range of other substrates.

Background and Context

The technology addresses critical yield challenges in advanced packaging, particularly as the industry shifts toward Fan-Out Panel-Level Packaging (FOPLP). In these environments, complex architectures and finer Redistribution Layer (RDL) lines increase the risk of defects. Because a single RDL defect can result in the scrapping of an entire panel, the ability to repair rather than discard substrates can recover value reaching tens of thousands of euros per substrate.

Significance and Outlook

While HPCaP technology has been demonstrated in R&D environments, the BIRD module represents its transition into production environments. By reducing material and chemical consumption through targeted deposition, the module aims to minimize scrap rates. This capability is particularly relevant for manufacturers operating in the AI, multi-chip architecture, and information and communications technology (ICT) sectors. Following its current pilot phase in display manufacturing, Hummink intends to apply the technology to semiconductor manufacturing and advanced packaging.

Reference technology guide: Redistribution Layer (RDL): https://troy-technical.com/semiconductor-back-end-term-rdl/


Reference technology guide: Fan-Out & Wafer-Level Packaging: https://troy-technical.com/semiconductor-back-end-term-fanout/

Source: https://www.semiconductor-digest.com/hummink-unveils-the-bird-module-at-semicon-europa-2026/

Collected: November 15, 2026 | Automated Research System (AI)

#11 imec Silicon Interposer Platform: NanoIC Roadmap and 2027 PDK

Published November 11, 2026　Semiconductor Digest　ベルギー



OVERVIEW

imec has delivered the baseline flows for its silicon interposer platform within the NanoIC pilot line to facilitate European chiplet development. The initiative will culminate in a dedicated Process Design Kit (PDK) scheduled for early 2027, enabling researchers and fabless companies to design high-density 2.5D packages.

IN DEPTH

Key Findings

imec has established a technical reference platform for silicon interposer technology as part of the NanoIC pilot line. This platform provides the baseline flows necessary to develop a dedicated silicon interposer Process Design Kit (PDK), which is scheduled for release in early 2027. The PDK will allow universities, start-ups, and fabless companies to utilize industry-standard EDA environments from Cadence and Synopsys to virtually explore advanced packaging before moving to physical manufacturing.

Technical Details

The silicon interposer platform serves as a high-density routing layer positioned beneath dies to link compute chiplets, high-bandwidth memory, and specialized components. Key technical specifications include:

- Support for microbump pitches down to 20 µm.
- Integration of through-silicon vias (TSVs).
- Multiple metal routing layers for 2.5D packaging.

This technology is one of three interconnect solutions being developed within NanoIC, alongside fine-pitch RDL interposers and die-to-wafer hybrid bonding. While silicon interposers focus on high-density routing for advanced compute, fine-pitch RDL interposers provide a cost-efficient alternative, and hybrid bonding enables ultra-dense chip-to-chip connections.

Background and Context

The development addresses the rising performance requirements of AI accelerators and GPUs, where bandwidth and energy-efficient data movement are critical. The NanoIC pilot line is jointly funded by the Chips Joint Undertaking via the European Union’s Digital Europe and Horizon Europe programs, with participation from Belgium (Flanders), France, Germany, Finland, Ireland, and Romania.

Significance and Outlook

By providing a common technology foundation and accessible PDKs, imec aims to allow designers to experiment with different interconnect approaches and evaluate system architectures. The long-term goal of NanoIC is to transition from virtual exploration via PDKs to the creation of physical silicon demonstrators on the pilot line. This infrastructure is intended to help European markets prepare for next-generation automotive, physical AI, and advanced computing systems.

Reference technology guide: Interposers: https://troy-technical.com/semiconductor-back-end-term-interposer/

Reference technology guide: Chiplets: https://troy-technical.com/semiconductor-back-end-term-chiplet/


Reference technology guide: Through-Silicon Via (TSV): https://troy-technical.com/semiconductor-back-end-term-tsv/

Source: https://www.semiconductor-digest.com/imec-advances-silicon-interposer-platform-for-european-chiplet-development/

Collected: November 15, 2026 | Automated Research System (AI)

#12 SK Hynix HBM4: Production Yield and Samsung Packaging Capacity

Published November 13, 2026 DIGITIMES Taiwan



OVERVIEW

SK Hynix has reportedly achieved a production yield exceeding 70% for its sixth-generation high-bandwidth memory (HBM4). This development coincides with Samsung Electronics expanding its chip packaging capacity to compete in the high-end memory market.

IN DEPTH

Key Findings

SK Hynix has reached a production yield of over 70% for its sixth-generation high-bandwidth memory, known as HBM4. This information was reported by Chosun Biz on November 12, based on sources within the semiconductor industry.

Technical Details

The report focuses on the manufacturing efficiency of HBM4, noting that the yield has surpassed the 70% threshold. While the provided text does not detail specific architectural changes or clock speeds, the yield rate serves as a primary indicator of the stability and scalability of the HBM4 production process.

Background & Context

The progress made by SK Hynix occurs alongside strategic movements from its primary competitor. Samsung Electronics is currently moving ahead with a major expansion of its chip packaging capacity. This expansion is part of a broader effort to enhance its capabilities in the advanced packaging sector, which is critical for the assembly of high-bandwidth memory stacks.

Significance & Outlook

The achievement of a 70% yield for HBM4 suggests that SK Hynix is stabilizing the production of its next-generation memory, potentially reducing waste and increasing output volume. Simultaneously, Samsung's investment in packaging capacity indicates an intensifying competition between the two firms to secure dominance in the supply chain for AI-centric memory solutions. The ability to scale packaging alongside high yields will be a decisive factor in meeting the demands of the semiconductor industry.

Reference technology guide: High Bandwidth Memory (HBM): https://troy-technical.com/semiconductor-back-end-term-hbm/

Reference company guide: SK hynix: https://troy-technical.com/semiconductor-back-end-company-sk-hynix/

Reference company guide: Samsung Electronics: https://troy-technical.com/semiconductor-back-end-company-samsung-electronics/

Source: https://www.digitimes.com/news/a20261113VL217/sk-hynix-hbm4-production-packaging-samsung.html

Collected: November 15, 2026 | Automated Research System (AI)

#13 Ebara Corporation: Production Capacity Expansion via JDI Factory Lease

Published November 13, 2026　日本経済新聞（プレスリリース）　Japan



OVERVIEW

Ebara Corporation has signed a long-term lease for a portion of the JDI Mobara Plant, including cleanroom facilities, to expand its semiconductor equipment production. This move is projected to increase the company's production capacity by up to 2.5 times compared to fiscal 2026 levels.

IN DEPTH

Key Findings

Ebara Corporation has entered into a fixed-term building lease agreement to secure production space at the Mobara Plant in Mobara City, Chiba Prefecture. The facility, which Shinko Electric Industries Co., Ltd. is scheduled to acquire from Japan Display Inc. (JDI), will provide Ebara with high-specification cleanrooms and production equipment. This expansion is designed to meet the mid-to-long-term increase in demand within the semiconductor market.

Technical Details

The leased area consists of a portion of the J1 building at the JDI Mobara Plant. By utilizing this site alongside ongoing enhancements at its existing Kumamoto and Fujisawa plants, Ebara expects to possess a production capacity up to 2.5 times greater than its fiscal 2026 levels. The products manufactured at these sites include:

- CMP equipment and bevel polishing equipment
- Plating equipment
- Dry vacuum pumps and exhaust gas treatment systems
- Ozone water production equipment
- Exhaust systems for EUV lithography equipment

Background and Context

The expansion is driven by the rapid proliferation of AI and the global increase in data center investments, which have spiked demand for advanced logic and memory semiconductor manufacturing. While Ebara has previously focused on improving production efficiency and upgrading equipment at its primary bases in Kumamoto and Fujisawa, the company determined that a new production foundation was necessary to ensure a stable supply chain for global customers.

Significance and Outlook

The acquisition of the Mobara Plant site allows Ebara to establish a production base that can be operationalized quickly due to the existing high-standard cleanrooms. Beyond increasing volume, the diversification of production sites enhances the company's Business Continuity Planning (BCP) capabilities. This strategic infrastructure growth is intended to support the sustainable growth of Ebara's Precision and Electronic Operations by providing the flexibility needed to respond to fluctuating semiconductor market demands.

Source: https://www.nikkei.com/article/DGXZRSP715256_T11C26A1000000/

Collected: November 15, 2026 | Automated Research System (AI)

#14 Mitsui Mining & Smelting: Malaysia Copper Foil Plant and AI Roadmap

Published November 10, 2026　日本経済新聞　Japan



OVERVIEW

Mitsui Mining & Smelting is investing 190 billion yen to build a new copper foil plant in Malaysia to meet surging demand for AI data center components. The facility, scheduled to begin operations in April 2031, will significantly expand production capacity for high-end materials used in optical communication and advanced semiconductors.

IN DEPTH

Key Findings

Mitsui Mining & Smelting will invest 190 billion yen in a new production facility in Malaysia. The investment is allocated as 144 billion yen for production equipment, 32 billion yen for buildings, and 14 billion yen for land, funded through internal reserves and loans. The plant is slated to start operations sequentially from April 2031.

Technical Details

The new facility will focus on two specific types of copper foil:

- **MicroThin:** An extremely thin copper foil used for fine circuit formation in semiconductor package substrates. Mitsui Mining & Smelting holds nearly 100% of the global market share for this material. Demand is currently driven by optical transceivers used in AI data centers to switch communication between servers from electrical to optical.
- **VSP:** A copper foil characterized by its smoothness, which reduces transmission loss in printed circuit boards. It is utilized in servers, routers, and switches.

By fiscal 2033, production capacity is expected to increase to 12 million square meters per month for MicroThin (2.4 times the fiscal 2025 level) and 2,600 tons per month for VSP (3.6 times the fiscal 2025 level). There is further potential to expand VSP production to 3,600 tons per month using the acquired land, and potentially up to 5,000 tons per month across all sites depending on demand.

Background & Context

The investment comes amid a broader industry push to support AI infrastructure. Furukawa Electric also announced an expansion of its "F0X-WS foil," a product with characteristics similar to VSP. Furukawa Electric intends to approximately double its production capacity for this foil by the end of fiscal 2029 compared to the end of fiscal 2026, focusing on sites in Tochigi Prefecture, Japan, and Taiwan.

Significance & Outlook

The massive scale of the investment reflects the critical role of high-performance copper foils in reducing signal loss and enabling high-speed data transmission within AI data centers. The capacity ramp-up by fiscal 2033 positions the company to capture the long-term growth of the AI hardware market.

Reference technology guide: Package Substrates: https://troy-technical.com/semiconductor-back-end-term-package-substrate/

Source: https://www.nikkei.com/article/DGXZQOUC106U90Q6A111C2000000/

Collected: November 15, 2026 | Automated Research System (AI)