Key Findings
Intel’s Embedded Multi-die Interconnect Bridge (EMIB) technology is demonstrating a clear competitive edge in the advanced chip packaging market, particularly for AI workloads. In response to its CoWoS capacity being fully booked until 2025, TSMC is reportedly developing a packaging technology similar to Intel’s EMIB, intensifying the advanced packaging arms race within the AI semiconductor industry.
Technical and Business Details
Intel’s EMIB facilitates high-density interconnection of multiple dies (chiplets), potentially manufactured on different process nodes, through a silicon bridge. This architecture delivers high bandwidth, low latency, and superior power efficiency, enabling the creation of complex System-on-Packages (SoPs) vital for AI accelerators and high-performance CPUs. Google has adopted the enhanced EMIB-T packaging for its 9th-generation TPUs, which improves power delivery and signal routing by integrating channels directly into the bridge. Other major clients, including Amazon, Cisco, SpaceX, and Tesla, also leverage Intel’s packaging solutions. Meanwhile, TSMC’s popular CoWoS (Chip-on-Wafer-on-Substrate) technology faces significant demand-supply imbalances, with production capacity fully reserved until 2025. To address these constraints and maintain its market position, TSMC is rumored to be developing an EMIB-like packaging solution. Furthermore, TSMC has unveiled ambitious plans to integrate 10 large compute dies with 20 High Bandwidth Memory (HBM) stacks within a 14-reticle package by 2028, signaling its intent to develop ultra-high-density packaging capabilities that rival or surpass current offerings.
Background and Industry Context
The rapid evolution of AI is driving a paradigm shift in semiconductor design and manufacturing. The limitations of monolithic dies—in terms of cost, yield, and design complexity—have made advanced packaging of multiple smaller dies (chiplets) crucial for achieving performance gains and cost efficiencies. The competition between Intel and TSMC signifies not just a technological rivalry but a strategic battle for dominance in the next-generation AI infrastructure. The fact that companies like MediaTek are committing to support both TSMC CoWoS and Intel EMIB underscores the industry’s need for diverse and robust advanced packaging options.
Strategic Significance and Outlook
Advanced packaging will remain a primary area of innovation in the semiconductor industry for years to come. The fierce competition between Intel and TSMC, and their respective efforts to leverage or emulate advanced technologies, is expected to drive significant improvements in AI chip performance. This rivalry will spur the development of more innovative and efficient packaging solutions, accelerating the growth and capabilities of critical markets such as AI, HPC, and data centers. Enhancements in power efficiency and integration density will be key determinants of future AI accelerator performance.
Get our weekly technology intelligence — free
Receive an infographic that lets you judge at a glance whether each field’s analysis report is worth reading.
Subscribe Free — Weekly Tech Intelligence
By subscribing, you’ll receive Troy-Technical’s weekly technology intelligence newsletter.
- Your email and selected fields are used only to deliver the newsletter.
- We never share your information with third parties.
- You can unsubscribe anytime via the link in each email.
See our Privacy Policy for details.
Takes about a minute · Unsubscribe anytime
Comments