Background
The relentless demand from AI workloads and an explosion in data volumes are pushing the boundaries of semiconductor design and manufacturing. As traditional transistor scaling, once the bedrock of Moore’s Law, faces diminishing returns, the industry confronts significant ‘power wall’ and ‘memory wall’ challenges. In response, advanced packaging and testing technologies are rapidly emerging as pivotal frontiers for realizing substantial system-level performance gains beyond what front-end scaling alone can provide.
Key Findings
The 2026 Advanced Packaging Conference (APC) will prominently feature innovations in power delivery and interconnect technologies as central to enabling the dramatic performance improvements required by AI systems. Advanced packaging techniques such as 2.5D/3D integration, chiplet architectures, and heterogeneous integration are highlighted as pivotal for sustaining system-level performance scaling across next-generation applications in HPC, AI, automotive, and 5G/6G.
Central to these advancements are 2.5D/3D integration and chiplet architectures. These techniques enable the horizontal or vertical stacking of multiple dies, dramatically increasing bandwidth and reducing latency. Chiplets, in particular, offer a modular approach, allowing for independent manufacturing of specialized components that are then integrated in the backend, thereby enhancing design flexibility and improving manufacturing yield.
The conference will further delve into heterogeneous integration, exploring how diverse chips—such as CPUs, GPUs, memory, and I/O—fabricated on different process nodes can be seamlessly combined into a single, high-performance package. Supporting this are innovations in advanced substrates, including next-generation glass and improved organic materials, which promise higher routing density, superior electrical characteristics, and enhanced thermal performance crucial for future AI accelerators.
A key focus for performance enhancement lies in power and interconnect innovations. Technologies like Backside Power Delivery Networks (BSPDN) will be highlighted, offering shorter power delivery paths and significantly reduced voltage drop, directly translating to improved chip performance and energy efficiency. Complementing this, fine-pitch interconnects, exemplified by hybrid bonding, are enabling unprecedented stacking densities and accelerating data transfer speeds between chips, critical for overcoming the memory wall.
Beyond these core technological breakthroughs, APC 2026 will also address broader industry imperatives, including supply chain resilience, sustainability initiatives, and the development of novel materials. A holistic chip-package-system co-design approach will be emphasized as indispensable for achieving optimal system performance and cost efficiency, integrating packaging considerations from the earliest design stages. The conference aims to equip industry stakeholders with critical insights into the opportunities and challenges of advanced semiconductor packaging in the AI era, informing strategic planning for the coming decade.
Source: https://www.semiconeuropa.org/APC
Get our weekly technology intelligence — free
Receive an infographic that lets you judge at a glance whether each field’s analysis report is worth reading.
Subscribe Free — Weekly Tech Intelligence
By subscribing, you’ll receive Troy-Technical’s weekly technology intelligence newsletter.
- Your email and selected fields are used only to deliver the newsletter.
- We never share your information with third parties.
- You can unsubscribe anytime via the link in each email.
See our Privacy Policy for details.
Takes about a minute · Unsubscribe anytime
Comments