MENU

ASE PowerSiP™: 3D SiP for AI Vertical Power Delivery Specs

ASE Technology Holding USA
Overview
ASE has expanded its PowerSiP™ platform with a 3D System-in-Package (SiP) solution that enables vertically integrated voltage regulator modules (VRMs). This architecture can reduce parasitic routing losses by 50% or more, addressing the extreme power demands of AI data centers and high-performance computing.
In Depth

Key Findings

ASE has introduced a 3D System-in-Package (SiP) solution within its PowerSiP™ platform to enable vertically integrated voltage regulator modules (VRMs). By positioning voltage regulation directly beneath the processor, this vertical architecture reduces parasitic routing losses by 50% or more compared to traditional lateral architectures. The solution is available now for use in AI data centers and high-performance computing (HPC) applications.

Technical Details

The PowerSiP™ vertical integration toolbox utilizes several advanced packaging technologies to overcome density and thickness constraints in space-constrained compute trays:

  • Double-sided connected capacitors positioned between coreless substrates.
  • Solder-free, substrate-less cap array modules with exposed terminals for PCB or embedded substrate solutions.
  • High-aspect-ratio 4:1 copper pin integration to lower packaging impedance.
  • Single- or double-sided molding for high-density integration of active and passive components.

Background and Context

The shift toward vertical power delivery is driven by the scaling performance of AI processors. Modern high-performance AI SoCs can exceed kilowatt-level power consumption and require peak currents greater than 1,000 amps at sub-volt levels. In traditional lateral architectures, electricity must travel across the PCB, through interconnects and package substrates, leading to significant routing losses. Reducing the physical distance between the VRM and the processor is critical to minimizing these losses.

Significance and Outlook

The expansion of the PowerSiP™ platform provides a flexible toolbox for developing compact, highly integrated VRMs for next-generation GPUs, TPUs, and custom ASICs. As AI infrastructure moves toward more heterogeneous and modular compute architectures, system-level power efficiency becomes a defining challenge. ASE’s approach addresses the stringent space and performance requirements of AI at scale by shortening the high-current transmission path, translating directly into system-level power savings.

Source: https://www.aseglobal.com/press-room/ase-expands-powersip-platform-for-next-generation-ai-power-delivery

Get our weekly technology intelligence — free

Receive an infographic that lets you judge at a glance whether each field’s analysis report is worth reading.

Subscribe Free — Weekly Tech Intelligence

By subscribing, you’ll receive Troy-Technical’s weekly technology intelligence newsletter.

  • Your email and selected fields are used only to deliver the newsletter.
  • We never share your information with third parties.
  • You can unsubscribe anytime via the link in each email.

See our Privacy Policy for details.

Takes about a minute · Unsubscribe anytime

Published by Troy-Technical, an independent site run by one engineer with a career in materials development.
About the author / Contact info@troy-technical.jp
Let's share this post !

Author of this article

TOC