MENU

NVIDIA and Riverlane: GPU-Accelerated QEC Decoder Calibration

Quantum Computing Report USA
Overview
NVIDIA has acquired a strategic minority stake in Riverlane to accelerate real-time quantum error correction (QEC) and decoder calibration. By utilizing H100 GPUs, the partners reduced surface code training cycles from 3 minutes on a single CPU core to 2.8 seconds, enabling the mitigation of dynamic qubit drift.
In Depth

Key Findings

NVIDIA has invested in Cambridge-based startup Riverlane as part of a broader $250 million UK computing commitment. This strategic minority equity stake aligns NVIDIA with Riverlane’s Deltaflow QEC physical decoder stack. The partnership has already demonstrated a significant performance leap in QEC decoder recalibration workflows by integrating NVIDIA H100 GPUs.

Technical Details

The collaboration focused on adapting Riverlane’s Local Clustering Decoder (LCD) for high-throughput GPU parallel processing. The results show a drastic increase in processing speed and throughput:

  • Processing Speed: A surface code training cycle was reduced from 3 minutes (single CPU core) to 2.8 seconds.
  • Throughput: The H100 GPU processed over 4 million surface code error syndromes per second, compared to approximately 59,000 on a CPU.

This acceleration allows for routine, pre-experiment decoder recalibration to address hardware defects and dynamic qubit drift.

Background & Context

Scaling fault-tolerant quantum computing (FTQC) is currently hindered by hardware instability, including shifting qubit frequencies and fluctuating two-qubit gate fidelities. Standard QEC decoders rely on pre-computed error likelihood weights; however, these weights become inaccurate as physical qubit behavior drifts, which subsequently degrades logical qubit fidelities.

Significance & Outlook

By using NVIDIA GPUs to process large batches of experimental syndrome data in parallel, Riverlane’s AI-driven calibration loop updates the decoder’s physical noise model in real time without requiring manual tuning. This creates a tightly coupled QPU-GPU control loop where classical GPU acceleration continuously recalibrates low-latency hardware decoders, such as Riverlane’s ASIC/FPGA matrix chips. This integration establishes a technical foundation for the development of reliable, multi-modal utility-scale quantum systems.

Source: https://quantumcomputingreport.com/nvidia-takes-strategic-stake-in-riverlane-to-accelerate-real-time-quantum-error-correction-and-gpu-decoder-calibration/

Get our weekly technology intelligence — free

Receive an infographic that lets you judge at a glance whether each field’s analysis report is worth reading.

Subscribe Free — Weekly Tech Intelligence

By subscribing, you’ll receive Troy-Technical’s weekly technology intelligence newsletter.

  • Your email and selected fields are used only to deliver the newsletter.
  • We never share your information with third parties.
  • You can unsubscribe anytime via the link in each email.

See our Privacy Policy for details.

Takes about a minute · Unsubscribe anytime

Published by Troy-Technical, an independent site run by one engineer with a career in materials development.
About the author / Contact info@troy-technical.jp
Let's share this post !

Author of this article

TOC