EMIB– tag –
-
Intel’s EMIB Dominates AI Packaging with Google Adoption, Prompting TSMC to Develop Similar Tech Amidst CoWoS Constraints
Benzinga USA Overview Intel's EMIB technology is establishing a significant competitive advantage in advanced chip packaging for AI workloads, exemplified by Google's adoption of EMIB-T in its 9th-generation TPUs. Facing CoWoS capacity f... -
AI Chip Packaging Bottleneck Intensifies: NVIDIA Explores Intel EMIB Amid TSMC CoWoS Shortage, Amkor Commits $7B to Arizona
The Economy Japan Overview The burgeoning AI chip market faces a critical bottleneck in advanced packaging, particularly with TSMC's CoWoS technology, prompting NVIDIA to reportedly consider Intel's EMIB for future GPU production. This s... -
NVIDIA’s AI Chip Supply Bottleneck Stems from TSMC’s Booked CoWoS Capacity, Intel EMIB Emerges as Alternative
BingX International Overview TSMC's CoWoS (Chip-on-Wafer-on-Substrate) advanced packaging capacity is fully booked through 2026, with 52-78 week lead times, posing a severe supply bottleneck for NVIDIA. While NVIDIA reportedly secures 60... -
Advanced Packaging Becomes the New Bottleneck for AI Chip Production, Driving Global Capex Race and Nvidia’s Supply Diversification Efforts
The Economy International Overview Advanced packaging, not process technology, is now the primary bottleneck in AI chip production, prompting Nvidia to explore diversifying its CoWoS supply, potentially including Intel's EMIB. This shift... -
Intel’s EMIB-T Emerges as CoWoS Alternative, New XBM Memory Architecture to Alleviate AI Memory Bottleneck
Tom's Hardware USA Overview Intel's 2.5D packaging technology, EMIB-T, is emerging as a credible alternative to TSMC's CoWoS for large-package AI accelerators, expanding validation for 36/35 µm bump pitch to 4.5x reticle silicon packages... -
Intel Appoints Former SK hynix CEO Lee Seok-hee as Senior VP of Advanced Packaging to Bolster AI Systems
The Korea Herald South Korea Overview Intel has appointed Lee Seok-hee, former CEO of SK hynix and SK On, as Senior Vice President of Intel Foundry. Lee will lead advanced packaging, system integration, back-end technology development, a... -
Semiconductor Engineering June 2026 Report Highlights On-Chip Photonics, Hybrid Bonding, and GaN for AI/HPC
Semiconductor Engineering USA Overview Semiconductor Engineering's June 2026 issue features on-chip photonics for AI systems, enhanced connectivity via hybrid bonding, new GaN power device designs, and managing manufacturing variations a... -
Intel and Tesla Partner on AI6 Data Centers, Tapping Advanced Packaging for Production at Austin’s ‘Terafab’
Jamie's Substack USA Overview Tesla has announced a strategic partnership with Intel Foundry Services to scale its AI6 chip-powered data center clusters, extensively utilizing Intel's advanced packaging technologies. The collaboration wi... -
Tsinghua University Develops 3D Chip Design Tool Tailored for Huawei’s ‘LogicFolding’ Architecture
Tom's Hardware China Overview Tsinghua University in China has developed a 3D chip design tool specifically tailored for Huawei’s 'LogicFolding' architecture. This tool aims to optimize chip performance and efficiency for AI and HPC appl... -
IEEE ECTC 2026 Highlights Packaging Technologies Redefining AI and HPC Scalability Limits
IEEE Electronic Components and Technology Conference (ECTC) USA Overview The 2026 IEEE Electronic Components and Technology Conference (ECTC) spotlighted packaging technologies redefining AI and HPC scalability limits. Intel Foundry's R&...
