CoWoS– tag –
-
New Technology
ECTC 2026 Reveals Breakthroughs in Advanced Packaging: CoWoS-R Warpage Management, IBM’s DBrM, and Nanocrystalline Diamond Cu/Sn Microbumps Highlight Thermal and Integration Advances
SemiAnalysis USA Overview ECTC 2026 showcased advancements in underfill and sealant materials for CoWoS-R warpage management. IBM's 'Direct Bridge Multi-die (DBrM)' using die-edge adhesive technology was introduced, alongside collaborati... -
Semiconductor Back-End
TSMC’s CoWoS Packaging Equipment Supply Chain Sees Robust Demand Amid AI Surge
DigiTimes Taiwan Overview TSMC's CoWoS (Chip-on-Wafer-on-Substrate) advanced packaging equipment supply chain is experiencing extremely strong demand, driven by the explosive growth of AI chips. Key equipment manufacturers are ramping up... -
Semiconductor Back-End
Nomura Raises TSMC Target Price, Citing AI Infrastructure Cycle as Key Growth Driver
Futu News Taiwan Overview Nomura has upgraded TSMC's target price, attributing its strong growth to the accelerating AI infrastructure cycle. The surging demand for AI chips has led to TSMC's advanced packaging technologies, particularly... -
Semiconductor Back-End
SK Hynix Announces Massive $64 Billion Investment in South Korea to Bolster AI Memory and Packaging Capabilities
Biggo Finance South Korea Overview SK Hynix has unveiled plans for a colossal $64 billion investment in memory chip and advanced packaging facilities within South Korea over the coming years. This strategic outlay aims to address the soa... -
Semiconductor Back-End
eWeek Reports on Critical AI Chip Bottlenecks: Advanced Packaging Identified as Key Solution
eWeek USA Overview A new eWeek report highlights that AI chip performance is confronting significant bottlenecks, deeming advanced packaging technologies essential for resolution. Critically, the scarcity of high-density integration tech... -
Semiconductor Back-End
AI Packaging Bottleneck Shifts: CoWoS, Wafer-Scale, and CoWoP Emerge as Key Solutions
EDN USA Overview The packaging bottleneck hindering AI chip performance is being addressed by advanced technologies such as CoWoS, wafer-scale packaging, and CoWoP. These innovations optimize the integration of AI processors and HBM by e... -
Semiconductor Back-End
ASE Elevates Advanced Packaging Quotes Over 20% Amid Explosive AI Demand Crunch
SiliconAnalysts Taiwan Overview ASE Technology, the world's largest outsourced semiconductor assembly and test (OSAT) provider, has increased its advanced packaging service prices by over 20%. This hike is a direct response to unpreceden... -
Semiconductor Back-End
Intel and TSMC Champion Panel-Level Packaging, Projecting a Tenfold Market Expansion
The Elec South Korea Overview Intel and TSMC are aggressively pursuing Panel-Level Packaging (PLP) technology, a move anticipated to expand the associated market tenfold. PLP offers significant production efficiency and cost advantages o... -
Semiconductor Back-End
ASE to Commence FOPLP Mass Production by End-2026, Launching 15 Expansion Projects Amid AI Chip Boom
TrendForce Taiwan Overview ASE Technology, the world's largest semiconductor packaging and testing services provider, announced plans to begin mass production of Fan-out Panel-Level Packaging (FOPLP) by the end of 2026. This initiative, ... -
Semiconductor Back-End
Applied Materials Unveils New Systems to Propel DRAM & Advanced Packaging for AI Chips
StockTitan USA Overview Applied Materials has introduced a suite of new systems designed to dramatically enhance DRAM and advanced packaging processes, directly addressing the escalating performance demands of AI chips. These innovations...