CoWoS– tag –
-
Semiconductor Back-End
Advanced Packaging Becomes the New Bottleneck for AI Chip Production, Driving Global Capex Race and Nvidia’s Supply Diversification Efforts
The Economy International Overview Advanced packaging, not process technology, is now the primary bottleneck in AI chip production, prompting Nvidia to explore diversifying its CoWoS supply, potentially including Intel's EMIB. This shift... -
Market Trends
TSMC Boosts 2026 Capex to Over $64 Billion, Commits Additional $100 Billion in US for Advanced AI Chip Production Amid Surging Demand
Taipei Times Taiwan Overview TSMC, the world's largest contract chipmaker, increased its projected capital expenditure for this year to over US$64 billion, with an additional US$100 billion investment in the US. This aims to address the ... -
New Technology
TSMC Accelerates Backend Ecosystem Reorganization, Reshaping Semiconductor Competitive Landscape as Advanced Packaging Breaks Process Shrinkage Limits
The Economy Taiwan Overview Advanced packaging technology is rapidly emerging as a new competitive domain in the semiconductor industry, gaining importance as traditional process shrinkage approaches its technical limits. Packaging techn... -
Semiconductor Back-End
Semiconductor Industry Pivots to Heterogeneous Large-Scale Integration (HLSI) as AI Reshapes Chip Design
Next Move Strategy Consulting (via EE Times) USA Overview Driven by surging AI workloads, the semiconductor industry is dramatically shifting beyond traditional System-on-Chip (SoC) paradigms towards Heterogeneous Large-Scale Integration... -
Semiconductor Back-End
Morgan Stanley Forecasts 93% Surge in CoWoS Demand by 2027, Anticipates AMD Venice CPU Adoption
Phemex News USA Overview Morgan Stanley projects a staggering 93% surge in global demand for CoWoS (Chip-on-Wafer-on-Substrate) technology by 2027, reaching 2.694 million units. Nvidia is expected to remain the largest consumer, accounti... -
Semiconductor Back-End
Intel’s EMIB-T Emerges as CoWoS Alternative, New XBM Memory Architecture to Alleviate AI Memory Bottleneck
Tom's Hardware USA Overview Intel's 2.5D packaging technology, EMIB-T, is emerging as a credible alternative to TSMC's CoWoS for large-package AI accelerators, expanding validation for 36/35 µm bump pitch to 4.5x reticle silicon packages... -
Semiconductor Back-End
HBM and ABF Shortages Intensify AI Chip Supply Bottlenecks, Ajinomoto Forecasts Over 20% ABF Supply Gap by 2027
Semiconductor Engineering USA Overview The primary bottlenecks for AI chip production are the critical shortage of High-Bandwidth Memory (HBM) and the complex packaging capacity required for GPUs/XPUs by Nvidia, AMD, and Google, coupled ... -
Semiconductor Back-End
TSMC Significantly Expands CoWoS Advanced Packaging Capacity, to Begin Production of 14-Reticle-Size Packages by 2028 for Surging AI Demand
Biya Global Limited Taiwan Overview TSMC is substantially expanding its CoWoS (Chip-on-Wafer-on-Substrate) advanced packaging capacity to meet the surging demand for AI chips. The company aims to nearly quadruple CoWoS capacity to 130,00... -
Semiconductor Back-End
Amkor Technology Commits $2.5B-$3.0B to Advanced Packaging Facilities for AI Demand, Arizona Plant Slated for 2028 Production
Hudson Labs USA Overview Amkor Technology plans a substantial capital expenditure of $2.5 billion to $3.0 billion for fiscal year 2026, driven by accelerating demand for advanced packaging in AI and data center computing. The investment ... -
Semiconductor Back-End
Nvidia Kicks Off Volume Production of Blackwell AI Accelerators with TSMC’s CoWoS-L, Supply to Remain Tight Through Q4
MetalSemi Asia Taiwan Overview Nvidia has commenced volume production of its next-generation Blackwell AI accelerators at TSMC, leveraging the 4NP process and advanced CoWoS-L packaging. Cloud service provider demand is projected to outs...