Panel Level Packaging– tag –
-
Semiconductor Back-End
ASE to Commence FOPLP Mass Production by End-2026, Launching 15 Expansion Projects Amid AI Chip Boom
TrendForce Taiwan Overview ASE Technology, the world's largest semiconductor packaging and testing services provider, announced plans to begin mass production of Fan-out Panel-Level Packaging (FOPLP) by the end of 2026. This initiative, ... -
Semiconductor Back-End
TSMC to Boost CoWoS Capacity Tenfold to 130K Wafers/Month by Late 2026, Accelerates Glass-Substrate CoPoS for AI Chips
Tom's Hardware USA Overview TSMC is aggressively expanding its advanced packaging capacity, projecting a tenfold increase in CoWoS production to over 130,000 wafers per month by the end of 2026 to meet surging AI demand. Despite this, de... -
Semiconductor Back-End
AMD Explores Powertech’s FOPLP for Next-Generation Zen 7 CPUs, Eyeing Packaging Diversification
TechPowerUp USA Overview AMD is reportedly exploring Powertech Technology's Fan-Out Panel-Level Packaging (FOPLP) for its upcoming "Zen 7" CPUs, codenamed "Grimlock." This move signals AMD's strategic intent to build increasingly complex... -
Semiconductor Back-End
ASE Unveils Industry-First Automated 310mm Panel-Level Packaging Line for AI and Chiplet Integration
AnySilicon Taiwan Overview Advanced Semiconductor Engineering (ASE) has developed an automated 310mm x 310mm panel-level packaging (PLP) production line, a significant advancement for AI processors and chiplet architectures. This industr... -
Semiconductor Back-End
Rapidus Explores Panel-Level Packaging on Glass Substrates for Next-Gen AI/HPC Processors
Tom's Hardware Japan Overview Japanese semiconductor firm Rapidus is actively exploring the adoption of panel-level packaging (PLP) on large 600mm x 600mm glass panels for manufacturing high-end multi-chiplet processors designed for AI a... -
Semiconductor Back-End
TSMC Forges Exclusive CoPoS Supply Chain to Secure Next-Gen AI Packaging Dominance
専門メディア Taiwan Overview TSMC is reportedly implementing a highly exclusive supply chain strategy for CoPoS, its next-generation panel-level packaging technology, to solidify its leadership in AI semiconductors. This move, involving ...