Powertech Technology Corp– tag –
-
Powertech Aims for Early 2027 Launch of World’s First AI Server Panel-Level Packaging Mass Production
Tonarism Taiwan Overview Powertech Technology, a leading Taiwanese OSAT, has unveiled plans to commence mass production of panel-level packaging (PLP) for AI semiconductors and server CPUs by early 2027. This initiative establishes the w... -
Google’s Next-Gen TPUs Adopt Intel EMIB Packaging, Achieve Yield Targets in First Mass Production
digitimes Taiwan Overview Google has successfully implemented Intel's Embedded Multi-die Interconnect Bridge (EMIB) packaging technology for mass production of its next-generation TPUs, already achieving yield targets. This strategic mov... -
Powertech and Broadcom Launch $400M Singapore Joint Venture to Expand FOPLP Manufacturing for AI ASICs
Taipei Times Taiwan Overview Powertech Technology has approved a $400 million joint venture with Broadcom in Singapore to establish advanced Panel-Level Packaging (PLP) manufacturing capabilities, focusing on additive fine-line RDL techn... -
Powertech Technology and Broadcom Establish $400 Million Singapore FOPLP Joint Venture for AI ASICs Manufacturing
DigiTimes Taiwan Overview Powertech Technology (PTI) has approved a $400 million investment in a joint venture with Broadcom in Singapore to build Fan-Out Panel-Level Packaging (FOPLP) manufacturing capacity. This strategic move aims to ... -
Morgan Stanley Forecasts 93% Surge in CoWoS Demand by 2027, Anticipates AMD Venice CPU Adoption
Phemex News USA Overview Morgan Stanley projects a staggering 93% surge in global demand for CoWoS (Chip-on-Wafer-on-Substrate) technology by 2027, reaching 2.694 million units. Nvidia is expected to remain the largest consumer, accounti... -
Morgan Stanley Raises CoWoS Demand Forecast to 2.69 Million Wafers by 2027, Citing CPUs and ASICs as New Drivers
Industry Analysis / Moomoo Unknown Overview Morgan Stanley has significantly raised its demand forecast for TSMC's CoWoS packaging, projecting it to reach 2.69 million wafers annually by 2027. CPUs and ASICs are emerging as new key drive... -
AMD Explores Powertech’s FOPLP for Next-Generation Zen 7 CPUs, Eyeing Packaging Diversification
TechPowerUp USA Overview AMD is reportedly exploring Powertech Technology's Fan-Out Panel-Level Packaging (FOPLP) for its upcoming "Zen 7" CPUs, codenamed "Grimlock." This move signals AMD's strategic intent to build increasingly complex... -
AMD Commits Over $10 Billion to Taiwan’s AI Ecosystem for Advanced Packaging and EFB Technology Expansion
EE Times Taiwan Overview AMD announced an investment exceeding $10 billion into Taiwan's AI ecosystem, bolstering advanced packaging capabilities and R&D. This initiative specifically targets Elevated Fanout Bridge (EFB) based 2.5D p...
1