CoWoS– tag –
-
Semiconductor Back-End
TSMC’s CoWoS Shortage Eases, But Bottleneck Shifts to ‘Hyper-Scale Packaging’ as Google Reportedly Engages Samsung for TPU Production
Zhitong Finance APP Hong Kong Overview Reports suggest Google is in discussions with Samsung Electronics regarding the production of specific hardware components for its AI training and inference Tensor Processing Units (TPUs), highlight... -
Semiconductor Back-End
TSMC Strengthens Glass Substrate Supply Chain for CoWoS, Achieving 16% Warpage Reduction for High-Performance AI GPUs
Wccftech USA Overview TSMC is expanding its glass substrate supply chain for advanced CoWoS packaging, collaborating with Innolux and Ibiden. Glass substrates demonstrate a 16% reduction in package warpage, along with improved thermal ex... -
Semiconductor Back-End
ABF Substrates Become AI Accelerator Bottleneck, Nvidia’s H100 Requires 12+ Layers; Glass Substrates Emerge as Next-Gen Solution, Commercialization Years Away
Data Gravity USA Overview Ajinomoto Build-up Film (ABF) substrates are a critical component and growing bottleneck in AI accelerators, HBM, and chiplet-based designs. Nvidia's H100 GPU demands over 12 layers of ABF, with the Blackwell B2... -
Semiconductor Back-End
TSMC’s CoWoS Capacity, Targeting 125K-130K Wafers/Month by 2026, Still Falls Short as Nvidia Reserves 60% of Output
INDmoney India Overview TSMC's CoWoS advanced packaging remains a hidden bottleneck in AI chip supply, despite targeting 125,000-130,000 wafers per month capacity by the end of 2026. Demand continues to outstrip supply, with TSMC's CEO s... -
Semiconductor Back-End
TSMC Narrows CoWoS Supply-Demand Gap from 20% to 10% by End of 2026; NVIDIA to Adopt Next-Gen CoPoS for 2028-2029 Mass Production
Moomoo Singapore Overview TSMC is accelerating advanced packaging capacity expansion, projecting its CoWoS supply-demand gap to significantly narrow from approximately 20% to 10% by the end of 2026. Concurrently, research and development... -
Semiconductor Back-End
Advanced Packaging: Glass Core Substrates Emerge as Next-Gen Frontier; Intel Commits Over $1 Billion to R&D for High-Volume Production by 2030
Infra Startups USA Overview Advanced packaging is a critical bottleneck in the AI boom, with TSMC's CoWoS capacity dictating the pace of global AI infrastructure build-out. Shipments of CoWoS wafers are projected to reach approximately 4... -
Semiconductor Back-End
Advanced Packaging’s Evolution: 2.5D/3D Integration, Chiplets, and Hybrid Bonding Propel AI and HPC
Springer Professional Germany Overview Semiconductor packaging technology has dramatically evolved from 2D to 2.5D and 3D IC integration, a transformation accelerated by the explosive demand from AI and High-Performance Computing (HPC). ... -
Semiconductor Back-End
Ibiden and Unimicron Unveil Over $5 Billion Investment to Dramatically Expand AI Server ABF Substrate Production
Next Financial Japan Overview Japanese Ibiden and Taiwanese Unimicron are jointly investing over ¥800 billion (approximately $5 billion USD) to significantly increase production capacity for high-performance ABF (Ajinomoto Build-up Film)... -
Semiconductor Back-End
NVIDIA Locks Down Multi-Year HBM Supply Deals, Anticipating Persistent Shortages Beyond 2028
gagadget.com USA Overview NVIDIA CEO Jensen Huang recently visited South Korea, securing multi-year agreements with key partners including SK Hynix, SK Telecom, Naver, and Doosan Group for High Bandwidth Memory (HBM) supply, AI cloud inf... -
Semiconductor Back-End
ASE to Raise Advanced Packaging Prices by Up to 20% by 2026 Amid Soaring AI Demand
AXTEK Technology Company Limited Taiwan Overview ASE Technology Holding, the world's largest OSAT provider, plans to increase its backend wafer packaging prices by 5-20% in 2026, driven by a surge in AI-powered semiconductor demand. With...