HBM– tag –
-
Samsung’s zHBM Concept Promises 70% Lower I/O Power, 2.3x Bandwidth vs. HBM5 via Hybrid Bonding for Edge AI
Tom's Hardware South Korea Overview Samsung proposes zHBM, an innovative memory architecture that directly stacks DRAM onto the processor, bypassing the interposer, and is projected to reduce I/O power by approximately 70% compared to HB... -
CSIS Report: AI and HBM Demand Drive New Semiconductor Shortage, Highlighting Structural Shift and Supply Chain Security Concerns
CSIS USA Overview A CSIS report indicates that the current memory shortage reflects both structural demand growth from AI and cyclical market fluctuations. The rapid expansion of AI data centers has led to a surge in demand for HBM (High... -
Nvidia Chip Sales Projected to Double Next Year, Accelerating HBM4 Transition Amid TSMC CoWoS Packaging Bottleneck
No source name USA Overview Nvidia CEO Jensen Huang forecasts a doubling of Nvidia chip sales next year and an accelerated transition to HBM4, with TSMC's CoWoS advanced packaging identified as a primary shipping bottleneck. CoWoS is cru... -
Samsung Electronics Reorganizes Cheonan Plant for HBM Packaging, Outsourcing Mobile AP Backend Processes to Boost AI Memory Capacity
TrendForce South Korea Overview Samsung Electronics is reportedly reorganizing its Cheonan plant's backend operations to prioritize High Bandwidth Memory (HBM) packaging due to surging AI demand. This strategic shift involves phasing out... -
HBM Identified as Primary Bottleneck for AI Chip Manufacturing; Nvidia, Google, AMD, Amazon Consumed 90% of Global Supply in 2025
New Market Pitch USA Overview High Bandwidth Memory (HBM) has emerged as the most significant bottleneck in AI chip manufacturing, surpassing advanced packaging technologies like CoWoS. According to Epoch AI estimates, just four companie... -
TSMC to Boost 2nm and 3nm Advanced Process Capacity by up to 22% by Mid-2027 to Meet Soaring AI/HPC Demand
BigGo Finance Taiwan Overview TSMC plans a significant capacity expansion for its 2nm and 3nm advanced processes to meet surging demand for AI and HPC chips. The 2nm monthly capacity is projected to increase by approximately 22% to 110,0... -
TSMC to Double CoWoS Advanced Packaging Capacity to 260,000 Wafers/Month by 2028, Driving OSAT and Intel Orders Amid Supply Crunch
BigGo Finance Taiwan Overview TSMC plans to double its CoWoS advanced packaging capacity from 130,000 wafers/month to 260,000 wafers/month by the end of 2028, primarily driven by surging AI chip demand. This expansion, centered on its AP... -
AZoM Explains Polyimides’ Indispensable Role in Semiconductor Packaging, Critical for HBM and Chiplet RDLs
AZoM UK Overview AZoM has detailed the indispensable, multifunctional role of polyimides in semiconductor packaging, simultaneously providing insulation, adhesion, pattern definition, and stress control at the thin-film interface between... -
Korea and Taiwan Surge as Semiconductor Equipment Investment Hubs, Driven by HBM and Advanced Packaging in H1 2026
The Information Network USA, South Korea, Taiwan Overview In the first half of 2026, global semiconductor equipment sales witnessed a significant geographical pivot, with South Korea (up 32.4%) and Taiwan (up 24.0%) emerging as primary g... -
Laser Debonding Technology Becomes Critical for Improving Thin Wafer Yield in HBM and Hybrid Bonding
Microtreat Global Overview Laser debonding is gaining importance as the cleanest and least damaging wafer separation technology for high-value 3D integration and advanced packaging. For ultra-thin wafers (20-50 micrometers) in HBM, chipl...
